Abstract
Introduction
Programmable logic arrays (PLAs) with two-input EXOR gate at the outputs, also known as AND-OR-EXOR PLAs ( Fig. 1) , are a powerful architecture to realize many logic functions. The AND-OR-EXOR PLA realizes an EXOR of two sum-of-products expressions (EX-SOP). Minimization of the number of products in EX-SOPs is an important step in the optimization of AND-OR-EXOR PLAs, because the number of products is directly related to the cost of PLAs. EX-SOPs are promising because, for many practical logic functions, they often require many fewer products than sum-of-products expressions (SOPs) [4, 6, 13] .
Minimization of EX-SOPs were considered in the past [8, 14] and a cut-and-try method was reported [9] . Design methods for adders by using AND-OR-EXOR PLAs with more than one-bit decoders were developed at IBM [15] . In the last few years significant progress in the minimization of EX-SOPs have been made [4, 6, 13] . Upper bounds on the number of products in EX-SOPs are reported [2, 3, 5] . AND-OR-EXOR network where the output EXOR gate have unlimited fan-in is considered [12] .
In this paper, we present a heuristic method to minimize EX-SOPs, which is an extension of AOXMIN [6] . Unlike AOXMIN, we can minimize EX-SOPs for multiple-valued input two-valued output functions. EX-SOPs for functions with two-and four-valued inputs correspond to AND-OR-EXOR PLAs with one-and two-bit decoders, respectively ( Fig. 1) [13] . We also present a method to further reduce the number of products in EX-SOPs by considering output phase optimization [11] , where some components of the function are implemented in the complemented form.
A crucial step in AOXMIN is to partition the products of an SOP of the given function into two sets, which is done by a random method. We propose a partitioning method for adders. Our experimental result demonstrates that, for an n-bit adder with two-valued inputs and sufficiently large n, the proposed partitioning method is about 250 times faster to produce about two times better solution than the random partitioning method. For adders with two-bit decoders, proposed partitioning method is faster than random partitioning method in producing comparable solutions.
The remainder of the paper is organized as follows: Section 2 reviews terminologies. Section 3 considers output phase optimization techniques. Section 4 summarizes AOXMIN and describes its extensions. Section 5 presents design method for adders. Section 6 shows experimental results and conjectures that, when n is sufficiently large, an EX-SOP for an n-bit adder requires at most 2 n products. Section 7 presents conclusions.
Definitions and Terminologies
In this section, we review basic terminologies related to multiple-valued functions [10, 11] . In this paper, we often use the same symbol for a function and its cover; and unless otherwise specified, adder refers to adder without carry input, and adrn represents an n-bit adder.
Output Phase Optimization
In many cases, we can realize a function f in either positive phase ( f ) or negative phase (f ). For m-output function, we can choose the output phases in 2 m ways. The choice of the output phases in the realization of a function influences on the number of products in its minimized expressions. To reduce the number of products by choosing the output phases is output phase optimization [11] . We handle the output phase optimization of EX-SOPs by using the output phase optimization of SOPs. We use an output phase optimized SOP as the input of the EX-SOP minimizer. For a function with m outputs, an EX-SOP minimizer produces two SOPs each having m outputs. We optimize the output phases of the 2m-output SOP to obtain an output phase optimized EX-SOP. When output phase optimization of the two m-output SOPs is impractical, we consider a i as the output phase of the EX-SOP for f i .
An output phase optimized EX-SOP can be realized in an AND-OR-EXOR PLA, where the polarity of the outputs are programmable.
Simplification Techniques
In this section, we review AOXMIN [6] , which is a heuristic algorithm to simplify EX-SOPs. We then present an extension of AOXMIN.
An Overview of AOXMIN [6]
Basic steps of AOXMIN are as follows:
1. Obtain a minimized cover F for the given function f and compute a cover R forf . 2. Group the cubes of F into clusters of cubes. Two cubes are in the same cluster if they intersect or they are connected through a chain of intersecting cubes. (In [6] , a cluster of cubes are called an equivalence class.) 3. Randomly partition the cluster of cubes into two covers, F A and F B . 4. Obtain two EX-SOPs by using AOXMIN SPECIFY- Fig. 2 obtains a minimized cover for a function, where F k , D k , and R k represents the ON-set, DC-set, and OFFset, respectively. 5. Iterate steps 3 and 4 for some specified number of times, and take the best EX-SOP among all the EX-SOPs generated so far.
2). AOXMIN SPECIFY BOTH returns two SOPs which form an EX-SOP. ESPRESSO(F
In addition, AOXMIN simplifies complement of the given function and uses some output phase optimization technique to obtain better solution. 
An Extension of AOXMIN
The proposed heuristic method to simplify EX-SOPs, which is an extension of AOXMIN [6] , have the following features:
It can simplify EX-SOPs for functions with two-and four-valued variables, and can treat functions where different variables have different values. On the other hand, AOXMIN simplifies only two-valued functions.
It uses heuristic algorithms to partition the cluster of cubes for adders. In this regard, AOXMIN uses only a random partitioning method.
During iterative improvement, it concurrently minimizes both SOPs of the EX-SOP to reduce the total number of products by increasing shared products between two SOPs. On the other hand, AOXMIN uses simultaneous minimization of both SOPs only once as part of its simplification technique for multiple-output functions.
For multiple-output functions, it performs concurrent simplification of all the outputs. However, AOXMIN simplifies each output separately throughout the algorithm. A modified AOXMIN considers simplification of all the outputs simultaneously [7] .
For the output phase optimization of EX-SOPs, it uses techniques for the output phase optimization of SOPs [11] . AOXMIN handles the output phase optimization problem in a different way.
To find good solutions quickly, especially for adders, it selects from two different minimizers for SOPs. On the other hand, AOXMIN uses only Espresso [1] .
The method makes efficient use of the given don't care conditions during grouping the cover into cluster of cubes and also during every minimization of the SOPs of the EX-SOP. AOXMIN does not use don't care conditions during these two operations.
Theorem 4.1 An arbitrary multiple-valued input two-valued output function can be represented by an EX-SOP of the form (2.1).
The minimization of SOP for a multiple-output function corresponds to the minimization of SOP for its characteristic function [11] . Similarly, we can prove the following: 
Theorem 4.2 The minimization of EX-SOP for a multipleoutput function corresponds to the minimization of EX-SOP for its characteristic function.
Now, the definition of the cluster of cubes can be extended as follows: (Fig. 3) .
MAKE DOUBLE-OUT COVER(F k ,G k ) in Fig. 3 receives n-input m-output covers F k and G k , and returns an n-input 2m-output cover such that covers corresponding to outputs 0,1, : : : ,m , 1 and m,m + 1, : : : ,2m , 1 represent F k and G k , respectively.
In Fig. 3 DC-set, and OFF-set, respectively. SIMPLIFY SINGLE and SIMPLIFY DOUBLE can be either SIMPLIFY LOCAL (Fig. 4) or Espresso-MV [10] . SIMPLIFY LOCAL uses a single pass of REDUCE, EXPAND, and IRREDUNDANT operations to obtain a simplified SOP [10] . It reduces the number of cubes by locally changing the shape of the cubes. Espresso-MV iterates these operations as long as the solution improves. Sections 5 and 6 explain how the choice of the two-level minimizers affect the quality of the solution and execution time.
Design of Adders
In this section, we propose partitioning methods of the cluster of cubes for adders with one-and two-bit decoders, and discuss about the choice of the two-level minimizers. Note that EX-SOPs for functions with two-and four-valued inputs correspond to AND-OR-EXOR PLAs with one-and two-bit decoders, respectively (Fig. 1) .
During minimization of adders, we use SIMPLIFY LOCAL for SIMPLIFY SINGLE and Espresso-MV for SIMPLIFY DOUBLE in Fig. 3 . We observe that if Espresso-MV is used for SIMPLIFY SINGLE then the resulting awkward shape of R assigned in Fig. 3 prevent us from obtaining a good solution in the next minimization by using SIMPLIFY DOUBLE.
Adders with One-Bit Decoders
We found that output phase optimized SOP for n-bit (3 n 11) adder with two-valued inputs have 4n , 1 cluster of cubes. Fig. 5 shows the distribution of these clusters, where an entry c k represents k clusters each having c cubes. It is interesting that the number of cubes in the clusters have a regular structure. To partition the cluster of cubes into two covers F A and F B , we use the following method: 2, 1, 1, and 3, 3, 1, 1, 1 The above partitioning method is devised by considering outputs. Adders have pairs of clusters, where each pair belongs to a particular set of outputs. Roughly, the strategy is to put the clusters from such pair into two different partitions. A similar method is also devised for adders with four-valued inputs.
Adders with Two-Bit Decoders
We obtained functions with four-valued inputs from their two-valued counterparts by pairing two variables using Espresso-MV [10] . Fig. 6 shows the distribution of the clusters of output phase optimized SOPs for adders with twobit decoders, where an entry c k represents k clusters each having c cubes. It shows that the output phase optimized SOP for n-bit (4 n 11) adder with two-bit decoders have 2n clusters. Note that the number of cubes in the clusters for adders with two-bit decoders also have a regular structure. We use the following method to partition the clusters into two covers F A and F B :
1. Sort the clusters in descending order of the number of cubes in it.
2. Starting from the beginning of the sorted list of the clusters, at first add a pair of clusters to F A , then alternatively add a cluster to F A and F B .
Experimental Results
We implemented the proposed heuristic method to simplify EX-SOPs, which is an extension of AOXMIN [6] , in C by using Espresso-MV [10] routines. On an HP C160 workstation with 256 megabytes memory resources, we conducted experiments by using adders with two-and four-valued inputs and other benchmark functions with four-valued inputs. We obtained functions with four-valued inputs from their two-valued counterparts by pairing two variables using Espresso-MV. For all the experiments, we prepared minimized SOPs and output phase optimized SOPs by using Espresso-MV with default options. y Tables 1 and 2 summarize the experimental data for adders with one-and two-bit decoders, respectively. To minimize EX-SOPs for adders we used: a) output phase optimized SOPs as the input for the EX-SOP minimizer; b) two different techniques to partition the cluster of cubes: partitioning method for adders from Section 5 and random partitioning method from AOXMIN [6] ; and c) SIMPLIFY LOCAL for SIMPLIFY SINGLE and Espresso-MV for SIMPLIFY DOUBLE in Fig. 3 . Table 1 shows that, for an n-bit adder with sufficiently large n, the proposed partitioning method is about 250 times faster to produce about two times better solution than the random partitioning method. Note that an SOP and an output phase optimized SOP for n-bit adder with twovalued inputs require 6 2 n ,4n,5 and 5 2 n ,4n,3 products, respectively [11] . However, from Table 1, we have the  following: y For all the tables in this section, the columns with heading 'SOP', 'OPO SOP', 'EX-SOP', and 'OPO EX-SOP' indicate the number of products in the corresponding expression, where 'OPO' is an abbreviation for 'output phase optimized'. Also, the columns with heading 'Time' indicate the CPU seconds spent by the extended version of AOXMIN to simplify EX-SOP and it do not include the time to prepare minimized SOP or output phase optimized SOP.
Conjecture 6.1 When n is sufficiently large, an output phase optimized EX-SOP for n-bit adder with two-valued inputs requires at most 2
n products.
The above shows that an output phase optimized EX-SOP requires about one sixth of the products in an SOP. This result would be useful to design adders. Table 2 shows that the proposed partitioning method produced good solutions quickly. However, in most cases, these solutions can be obtained by random partitioning method by a reasonable increase in the computation time. The experimental data also reveals that the minimization time for EX-SOPs with four-valued inputs is much smaller than that for the corresponding EX-SOPs with two-valued inputs, because the former requires many fewer products than the later. Note that an EX-SOP for an n-bit adder with two-bit decoders requires at most (n 2 + n + 2)=2 products [13] . Table 3 presents experimental results for benchmark circuits with four-valued inputs. We used both SOPs and output phase optimized SOPs as the input for the EX-SOP minimizer; and Espresso-MV for both SIMPLIFY SINGLE and SIMPLIFY DOUBLE in Fig. 3 .
We used adr6 to see how the choice of the two-level minimizers in Fig. 3 affect the quality of the solution and execution time. By using random partitions and 1000 iterations, we found that when Espresso-MV is used for both SIMPLIFY SINGLE and SIMPLIFY DOUBLE the algorithm requires 6253.79 seconds and produces a solution with 122 products; however, when we use SIMPLIFY LOCAL for SIMPLIFY SINGLE and Espresso-MV for SIMPLIFY DOUBLE, the algorithm produces a solution with 81 products and requires 5956.69 seconds. We found similar tendencies for other adders too. However, it is our experience that, for many other benchmark functions, Espresso-MV for both SIMPLIFY SINGLE and SIMPLIFY DOUBLE is often a good choice.
Conclusions and Comments
EX-SOPs are promising because they often require many fewer products than SOPs. We demonstrated that, when n is sufficiently large, an n-bit adder with two-valued inputs requires at most 2 n products in an output phase optimized EX-SOP, while an output phase optimized SOP requires 5 2 n , 4n , 3 products. We presented partitioning method, which is very effective to optimize EX-SOPs for adders. Our experimental result shows that random partitioning method is unsuitable to design adders when n is large, because it requires excessive amount of CPU time to obtain a moderate design. For adders with two-bit decoders, proposed partitioning method is faster than random partitioning method in producing comparable solutions. We found that the choice of the two-level minimizers in AOXMIN-like-algorithm have a great influence on the number of products in EX-SOPs and a powerful minimizer is not always a good choice.
We obtained functions with four-valued inputs from their two-valued counterparts by pairing two variables using Espresso-MV code [10] , which reduces the number of products in SOPs [11] . A different pairing algorithm targeting EX-SOPs may lead to better solutions. Currently, we are studying minimization of EX-SOPs for adders with carry inputs.
